|
GNU Radio 3.3.0 C++ API
|
#include "usrp2_cdefs.h"#include "usrp2_bytesex.h"#include "usrp2_mac_addr.h"#include "usrp2_mimo_config.h"

Go to the source code of this file.
Classes | |
| struct | __attribute__ |
| USRP2 transport header. More... | |
| struct | __attribute__ |
| USRP2 transport header. More... | |
| struct | u2_fixed_hdr_t |
| struct | u2_eth_packet_t |
| consolidated packet: ethernet header + transport header + fixed header More... | |
| struct | u2_eth_samples_t |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | op_config_mimo_t |
| Configure MIMO clocking, etc (uses generic reply) More... | |
| struct | u2_db_info_t |
| High-level information about daughterboards. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| struct | _AL4 |
| Generic request and reply packet. More... | |
| union | u2_subpkt_t |
Defines | |
| #define | U2_ETHERTYPE 0xBEEF |
| #define | MAC_CTRL_ETHERTYPE 0x8808 |
| #define | _AL4 __attribute__((aligned (4))) |
| #define | U2P_CHAN_MASK 0x1f |
| #define | U2P_CHAN_SHIFT 27 |
| #define | U2P_TX_IMMEDIATE 0x00000004 |
| #define | U2P_TX_START_OF_BURST 0x00000002 |
| #define | U2P_TX_END_OF_BURST 0x00000001 |
| #define | U2P_ALL_FLAGS 0x00000007 |
| #define | CONTROL_CHAN 0x1f |
| #define | U2_MAX_SAMPLES 370 |
| #define | U2_MIN_SAMPLES 10 |
| #define | OP_REPLY_BIT 0x80 |
| #define | OP_EOP 0 |
| #define | OP_ID 1 |
| #define | OP_ID_REPLY (OP_ID | OP_REPLY_BIT) |
| #define | OP_BURN_MAC_ADDR 2 |
| #define | OP_BURN_MAC_ADDR_REPLY (OP_BURN_MAC_ADDR | OP_REPLY_BIT) |
| #define | OP_READ_TIME 3 |
| #define | OP_READ_TIME_REPLY (OP_READ_TIME | OP_REPLY_BIT) |
| #define | OP_CONFIG_RX_V2 4 |
| #define | OP_CONFIG_RX_REPLY_V2 (OP_CONFIG_RX_V2 | OP_REPLY_BIT) |
| #define | OP_CONFIG_TX_V2 5 |
| #define | OP_CONFIG_TX_REPLY_V2 (OP_CONFIG_TX_V2 | OP_REPLY_BIT) |
| #define | OP_START_RX_STREAMING 6 |
| #define | OP_START_RX_STREAMING_REPLY (OP_START_RX_STREAMING | OP_REPLY_BIT) |
| #define | OP_STOP_RX 7 |
| #define | OP_STOP_RX_REPLY (OP_STOP_RX | OP_REPLY_BIT) |
| #define | OP_CONFIG_MIMO 8 |
| #define | OP_CONFIG_MIMO_REPLY (OP_CONFIG_MIMO | OP_REPLY_BIT) |
| #define | OP_DBOARD_INFO 9 |
| #define | OP_DBOARD_INFO_REPLY (OP_DBOARD_INFO | OP_REPLY_BIT) |
| #define | OP_SYNC_TO_PPS 10 |
| #define | OP_SYNC_TO_PPS_REPLY (OP_SYNC_TO_PPS | OP_REPLY_BIT) |
| #define | OP_PEEK 11 |
| #define | OP_PEEK_REPLY (OP_PEEK | OP_REPLY_BIT) |
| #define | OP_POKE 12 |
| #define | OP_POKE_REPLY (OP_POKE | OP_REPLY_BIT) |
| #define | OP_SET_TX_LO_OFFSET 13 |
| #define | OP_SET_TX_LO_OFFSET_REPLY (OP_SET_TX_LO_OFFSET | OP_REPLY_BIT) |
| #define | OP_SET_RX_LO_OFFSET 14 |
| #define | OP_SET_RX_LO_OFFSET_REPLY (OP_SET_RX_LO_OFFSET | OP_REPLY_BIT) |
| #define | OP_RESET_DB 15 |
| #define | OP_RESET_DB_REPLY (OP_RESET_DB | OP_REPLY_BIT) |
| #define | OP_SYNC_EVERY_PPS 16 |
| #define | OP_SYNC_EVERY_PPS_REPLY (OP_SYNC_EVERY_PPS | OP_REPLY_BIT) |
| #define | OP_GPIO_SET_DDR 17 |
| #define | OP_GPIO_SET_DDR_REPLY (OP_GPIO_SET_DDR | OP_REPLY_BIT) |
| #define | OP_GPIO_SET_SELS 18 |
| #define | OP_GPIO_SET_SELS_REPLY (OP_GPIO_SET_SELS | OP_REPLY_BIT) |
| #define | OP_GPIO_READ 19 |
| #define | OP_GPIO_READ_REPLY (OP_GPIO_READ | OP_REPLY_BIT) |
| #define | OP_GPIO_WRITE 20 |
| #define | OP_GPIO_WRITE_REPLY (OP_GPIO_WRITE | OP_REPLY_BIT) |
| #define | OP_GPIO_STREAM 21 |
| #define | OP_GPIO_STREAM_REPLY (OP_GPIO_STREAM | OP_REPLY_BIT) |
| #define | OP_RX_ANTENNA 22 |
| #define | OP_RX_ANTENNA_REPLY (OP_RX_ANTENNA | OP_REPLY_BIT) |
| #define | OP_TX_ANTENNA 23 |
| #define | OP_TX_ANTENNA_REPLY (OP_RX_ANTENNA | OP_REPLY_BIT) |
| #define | MAX_SUBPKT_LEN 252 |
| #define | CFGV_GAIN 0x0001 |
| #define | CFGV_FREQ 0x0002 |
| #define | CFGV_INTERP_DECIM 0x0004 |
| #define | CFGV_SCALE_IQ 0x0008 |
Functions | |
| static int | u2p_chan (u2_fixed_hdr_t *p) |
| static uint32_t | u2p_word0 (u2_fixed_hdr_t *p) |
| static uint32_t | u2p_timestamp (u2_fixed_hdr_t *p) |
| static void | u2p_set_word0 (u2_fixed_hdr_t *p, int flags, int chan) |
| static void | u2p_set_timestamp (u2_fixed_hdr_t *p, uint32_t ts) |
| #define _AL4 __attribute__((aligned (4))) |
| #define CFGV_FREQ 0x0002 |
| #define CFGV_GAIN 0x0001 |
| #define CFGV_INTERP_DECIM 0x0004 |
| #define CFGV_SCALE_IQ 0x0008 |
| #define CONTROL_CHAN 0x1f |
| #define MAC_CTRL_ETHERTYPE 0x8808 |
| #define MAX_SUBPKT_LEN 252 |
| #define OP_BURN_MAC_ADDR 2 |
| #define OP_BURN_MAC_ADDR_REPLY (OP_BURN_MAC_ADDR | OP_REPLY_BIT) |
| #define OP_CONFIG_MIMO 8 |
| #define OP_CONFIG_MIMO_REPLY (OP_CONFIG_MIMO | OP_REPLY_BIT) |
| #define OP_CONFIG_RX_REPLY_V2 (OP_CONFIG_RX_V2 | OP_REPLY_BIT) |
| #define OP_CONFIG_RX_V2 4 |
| #define OP_CONFIG_TX_REPLY_V2 (OP_CONFIG_TX_V2 | OP_REPLY_BIT) |
| #define OP_CONFIG_TX_V2 5 |
| #define OP_DBOARD_INFO 9 |
| #define OP_DBOARD_INFO_REPLY (OP_DBOARD_INFO | OP_REPLY_BIT) |
| #define OP_EOP 0 |
| #define OP_GPIO_READ 19 |
| #define OP_GPIO_READ_REPLY (OP_GPIO_READ | OP_REPLY_BIT) |
| #define OP_GPIO_SET_DDR 17 |
| #define OP_GPIO_SET_DDR_REPLY (OP_GPIO_SET_DDR | OP_REPLY_BIT) |
| #define OP_GPIO_SET_SELS 18 |
| #define OP_GPIO_SET_SELS_REPLY (OP_GPIO_SET_SELS | OP_REPLY_BIT) |
| #define OP_GPIO_STREAM 21 |
| #define OP_GPIO_STREAM_REPLY (OP_GPIO_STREAM | OP_REPLY_BIT) |
| #define OP_GPIO_WRITE 20 |
| #define OP_GPIO_WRITE_REPLY (OP_GPIO_WRITE | OP_REPLY_BIT) |
| #define OP_ID 1 |
| #define OP_ID_REPLY (OP_ID | OP_REPLY_BIT) |
| #define OP_PEEK 11 |
| #define OP_PEEK_REPLY (OP_PEEK | OP_REPLY_BIT) |
| #define OP_POKE 12 |
| #define OP_POKE_REPLY (OP_POKE | OP_REPLY_BIT) |
| #define OP_READ_TIME 3 |
| #define OP_READ_TIME_REPLY (OP_READ_TIME | OP_REPLY_BIT) |
| #define OP_REPLY_BIT 0x80 |
| #define OP_RESET_DB 15 |
| #define OP_RESET_DB_REPLY (OP_RESET_DB | OP_REPLY_BIT) |
| #define OP_RX_ANTENNA 22 |
| #define OP_RX_ANTENNA_REPLY (OP_RX_ANTENNA | OP_REPLY_BIT) |
| #define OP_SET_RX_LO_OFFSET 14 |
| #define OP_SET_RX_LO_OFFSET_REPLY (OP_SET_RX_LO_OFFSET | OP_REPLY_BIT) |
| #define OP_SET_TX_LO_OFFSET 13 |
| #define OP_SET_TX_LO_OFFSET_REPLY (OP_SET_TX_LO_OFFSET | OP_REPLY_BIT) |
| #define OP_START_RX_STREAMING 6 |
| #define OP_START_RX_STREAMING_REPLY (OP_START_RX_STREAMING | OP_REPLY_BIT) |
| #define OP_STOP_RX 7 |
| #define OP_STOP_RX_REPLY (OP_STOP_RX | OP_REPLY_BIT) |
| #define OP_SYNC_EVERY_PPS 16 |
| #define OP_SYNC_EVERY_PPS_REPLY (OP_SYNC_EVERY_PPS | OP_REPLY_BIT) |
| #define OP_SYNC_TO_PPS 10 |
| #define OP_SYNC_TO_PPS_REPLY (OP_SYNC_TO_PPS | OP_REPLY_BIT) |
| #define OP_TX_ANTENNA 23 |
| #define OP_TX_ANTENNA_REPLY (OP_RX_ANTENNA | OP_REPLY_BIT) |
| #define U2_ETHERTYPE 0xBEEF |
| #define U2_MAX_SAMPLES 370 |
| #define U2_MIN_SAMPLES 10 |
| #define U2P_ALL_FLAGS 0x00000007 |
Referenced by u2p_set_word0().
| #define U2P_CHAN_MASK 0x1f |
Referenced by u2p_chan(), and u2p_set_word0().
| #define U2P_CHAN_SHIFT 27 |
Referenced by u2p_chan(), and u2p_set_word0().
| #define U2P_TX_END_OF_BURST 0x00000001 |
| #define U2P_TX_IMMEDIATE 0x00000004 |
| #define U2P_TX_START_OF_BURST 0x00000002 |
| static int u2p_chan | ( | u2_fixed_hdr_t * | p | ) | [inline, static] |
References ntohl(), U2P_CHAN_MASK, U2P_CHAN_SHIFT, and u2_fixed_hdr_t::word0.
| static void u2p_set_timestamp | ( | u2_fixed_hdr_t * | p, |
| uint32_t | ts | ||
| ) | [inline, static] |
References htonl(), and u2_fixed_hdr_t::timestamp.
| static void u2p_set_word0 | ( | u2_fixed_hdr_t * | p, |
| int | flags, | ||
| int | chan | ||
| ) | [inline, static] |
References htonl(), U2P_ALL_FLAGS, U2P_CHAN_MASK, U2P_CHAN_SHIFT, and u2_fixed_hdr_t::word0.
| static uint32_t u2p_timestamp | ( | u2_fixed_hdr_t * | p | ) | [inline, static] |
References ntohl(), and u2_fixed_hdr_t::timestamp.
| static uint32_t u2p_word0 | ( | u2_fixed_hdr_t * | p | ) | [inline, static] |
References ntohl(), and u2_fixed_hdr_t::word0.